v 20080110 1
C 49100 64900 1 0 0 EMBEDDEDinput-hier.sym
[
P 50000 65000 50200 65000 1 0 1
{
T 50050 65050 5 6 0 0 0 0 1
pinnumber=1
T 49150 64950 9 10 0 1 0 0 1
pinlabel=INPUT
T 49450 65350 5 10 0 0 0 0 1
pintype=pas
}
L 49100 65100 49100 64900 3 0 0 0 -1 -1
L 49100 65100 49900 65100 3 0 0 0 -1 -1
L 49900 65100 50000 65000 3 0 0 0 -1 -1
L 50000 65000 49900 64900 3 0 0 0 -1 -1
L 49900 64900 49100 64900 3 0 0 0 -1 -1
T 49400 65600 5 10 0 0 0 0 1
device=none
T 49400 65700 5 10 0 0 0 0 1
description=Input module port
]
{
T 49200 64900 5 10 1 1 0 0 1
refdes=SENVDD1
T 49100 64900 5 10 0 1 0 0 1
device=none
}
N 55400 62800 54900 62800 4
C 54000 62700 1 0 0 inductor-1.sym
{
T 54500 63000 5 10 0 1 0 0 1
device=LQH43MN470K01
T 54200 63000 5 10 1 1 0 0 1
refdes=L1
T 54200 63400 5 10 0 0 0 0 1
symversion=0.1
T 54100 62600 5 10 1 1 0 0 1
value=47 uF
T 54100 62400 5 10 0 1 0 0 1
footprint=smd1812.fp
}
C 50200 62900 1 180 0 output-hier.sym
{
T 50000 62400 5 10 0 0 180 0 1
device=none
T 49700 62900 5 10 1 1 180 0 1
refdes=SENSIG1
}
C 50200 60900 1 180 0 output-hier.sym
{
T 49900 60900 5 10 1 1 180 0 1
refdes=GND
T 50200 60900 5 10 0 1 0 0 1
device=none
}
N 50200 65000 54000 65000 4
N 54000 62800 52600 62800 4
{
T 53000 62800 5 14 1 1 0 0 1
netname=b
}
C 51700 62700 1 0 0 resistor-1.sym
{
T 52000 63100 5 10 0 0 0 0 1
device=RESISTOR
T 51900 63000 5 10 1 1 0 0 1
refdes=R1
T 52100 62500 5 10 1 1 0 0 1
value=50
T 51700 62300 5 10 0 1 0 0 1
footprint=smd0805.fp
}
C 50900 61400 1 90 0 capacitor-1.sym
{
T 50200 61600 5 10 0 0 90 0 1
device=CAPACITOR
T 50400 61600 5 10 1 1 90 0 1
refdes=C1
T 51100 61400 5 10 0 1 90 0 1
footprint=smd0805.fp
T 51100 62100 5 10 0 0 0 0 1
device=CAPACITOR
T 51100 62300 5 10 0 0 0 0 1
symversion=0.1
T 50900 61400 5 10 1 1 0 0 1
value=0.1 uF
}
N 50700 62300 50700 62800 4
N 50200 62800 51700 62800 4
N 50700 61400 50700 60800 4
C 54000 64900 1 0 0 inductor-1.sym
{
T 54500 65200 5 10 0 1 0 0 1
device=LQH43MN470K01
T 54200 65200 5 10 1 1 0 0 1
refdes=L2
T 54200 65600 5 10 0 0 0 0 1
symversion=0.1
T 54100 64800 5 10 1 1 0 0 1
value=47 uH
T 54100 64600 5 10 0 1 0 0 1
footprint=smd1812.fp
}
N 54900 65000 55400 65000 4
N 55400 58800 54900 58800 4
C 54000 58700 1 0 0 inductor-1.sym
{
T 54500 59000 5 10 0 1 0 0 1
device=LQH43MN470K01
T 54200 59000 5 10 1 1 0 0 1
refdes=L3
T 54200 59400 5 10 0 0 0 0 1
symversion=0.1
T 54100 58600 5 10 1 1 0 0 1
value=47 uH
T 54100 58400 5 10 0 1 0 0 1
footprint=smd1812.fp
}
C 50200 58900 1 180 0 output-hier.sym
{
T 49700 58900 5 10 1 1 180 0 1
refdes=SENSIG2
T 50200 58900 5 10 0 1 0 0 1
device=none
}
N 54000 58800 52600 58800 4
{
T 53000 58800 5 14 1 1 0 0 1
netname=a
}
C 51700 58700 1 0 0 resistor-1.sym
{
T 52000 59100 5 10 0 0 0 0 1
device=RESISTOR
T 51900 59000 5 10 1 1 0 0 1
refdes=R3
T 52100 58500 5 10 1 1 0 0 1
value=50
T 51700 58300 5 10 0 1 0 0 1
footprint=smd0805.fp
}
N 50200 58800 51700 58800 4
C 50700 60200 1 270 0 capacitor-1.sym
{
T 51400 60000 5 10 0 0 270 0 1
device=CAPACITOR
T 51200 60000 5 10 1 1 270 0 1
refdes=C3
T 50500 60200 5 10 0 1 270 0 1
footprint=smd0805.fp
T 50500 59500 5 10 0 0 180 0 1
device=CAPACITOR
T 50500 59300 5 10 0 0 180 0 1
symversion=0.1
T 50700 60200 5 10 1 1 0 0 1
value=0.1 uF
}
N 50900 59900 50900 58800 4
N 50900 60200 50900 60800 4
C 54100 56500 1 0 0 inductor-1.sym
{
T 54600 56800 5 10 0 1 0 0 1
device=LQH43MN470K01
T 54300 56800 5 10 1 1 0 0 1
refdes=L4
T 54300 57200 5 10 0 0 0 0 1
symversion=0.1
T 54200 56400 5 10 1 1 0 0 1
value=47 uH
T 54200 56200 5 10 0 1 0 0 1
footprint=smd1812.fp
}
N 55000 56600 55400 56600 4
C 49100 56500 1 0 0 input-hier.sym
{
T 49400 57200 5 10 0 0 0 0 1
device=none
T 49200 56500 5 10 1 1 0 0 1
refdes=SENVDD2
}
T 46725 51475 9 16 1 0 0 0 1
print extents no-margins, letter, portrait mode ; then lp -d  lj4  printfile.ps
C 54300 60700 1 0 0 inductor-1.sym
{
T 54800 61000 5 10 0 1 0 0 1
device=LQH43MN470K01
T 54500 61000 5 10 1 1 0 0 1
refdes=L5
T 54500 61400 5 10 0 0 0 0 1
symversion=0.1
T 54400 60600 5 10 1 1 0 0 1
value=47 uH
T 54400 60400 5 10 0 1 0 0 1
footprint=smd1812.fp
}
N 50200 60800 54300 60800 4
N 55200 60800 55400 60800 4
C 55400 64900 1 0 0 EMBEDDEDoutput-hier.sym
[
P 55400 65000 55600 65000 1 0 0
{
T 55550 65050 5 10 0 0 0 6 1
pinnumber=1
T 55650 65250 5 10 0 0 0 0 1
pintype=pas
}
L 55600 65100 55600 64900 3 0 0 0 -1 -1
L 55600 65100 56600 65100 3 0 0 0 -1 -1
L 56600 65100 56700 65000 3 0 0 0 -1 -1
L 56700 65000 56600 64900 3 0 0 0 -1 -1
L 56600 64900 55600 64900 3 0 0 0 -1 -1
T 55600 65400 5 10 0 0 0 0 1
device=none
T 55600 65600 5 10 0 0 0 0 1
description=Output module port
]
{
T 55700 64900 5 10 1 1 0 0 1
refdes=tiptop
T 55400 64900 5 10 0 1 0 0 1
device=none
}
C 56500 62900 1 180 0 input-hier.sym
{
T 56400 62900 5 10 1 1 180 0 1
refdes=ringtop
T 56500 62900 5 10 0 1 0 0 1
device=none
}
C 56500 58900 1 180 0 input-hier.sym
{
T 56400 58900 5 10 1 1 180 0 1
refdes=ringbot
T 56500 58900 5 10 0 1 0 0 1
device=none
}
C 56500 60900 1 180 0 input-hier.sym
{
T 56400 60900 5 10 1 1 180 0 1
refdes=sh
T 56500 60900 5 10 0 1 0 0 1
device=none
}
C 55400 56500 1 0 0 output-hier.sym
{
T 55700 56500 5 10 1 1 0 0 1
refdes=tipbot
T 55400 56500 5 10 0 1 0 0 1
device=none
}
N 53900 60800 53900 59800 4
N 53900 59800 57000 59800 4
N 57000 59800 57000 57700 4
N 54900 57700 57000 57700 4
C 54000 57500 1 0 0 capacitor-1.sym
{
T 54200 58200 5 10 0 0 0 0 1
device=CAPACITOR
T 54200 58000 5 10 1 1 0 0 1
refdes=C4
T 54000 57100 5 10 0 1 0 0 1
footprint=smd1210.fp
T 54100 57300 5 10 1 1 0 0 1
value=220 nF
T 54900 57300 5 10 0 0 270 0 1
symversion=0.1
}
N 54000 57700 53700 57700 4
N 53700 56600 53700 57700 4
N 53600 60800 53600 62000 4
N 53600 62000 56900 62000 4
N 56900 62000 56900 63900 4
N 54900 63900 56900 63900 4
N 53700 65000 53700 63900 4
N 54000 63900 53700 63900 4
C 54900 64100 1 180 0 capacitor-1.sym
{
T 54700 63400 5 10 0 0 180 0 1
device=CAPACITOR
T 54700 63600 5 10 1 1 180 0 1
refdes=C2
T 54900 64500 5 10 0 1 180 0 1
footprint=smd1210.fp
T 54800 64300 5 10 1 1 180 0 1
value=220 nF
T 54000 64300 5 10 0 0 90 0 1
symversion=0.1
}
N 50200 56600 54100 56600 4
C 32400 51400 0 0 0 EMBEDDEDtitle-letter-ecosensory.sym
[
B 46400 52100 13200 17000 15 12 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 51100 52800 5 10 0 0 0 0 1
graphical=1
L 56200 52700 56200 52100 15 0 0 0 -1 -1
T 52800 52500 15 8 1 0 0 0 1
FILE:
T 53300 52500 5 10 0 1 0 0 1
file=filename
T 56300 52500 15 8 1 0 0 0 1
REVISION:
T 56300 52200 15 8 1 0 0 0 1
DRAWN BY: 
T 57400 52200 5 10 0 1 0 0 1
drawn-by=John Griessen
T 52800 52200 15 8 1 0 0 0 1
PAGE
T 53800 52200 15 8 1 0 0 0 1
of
T 47100 52500 15 8 1 0 0 0 1
TITLE
T 47100 52200 5 18 0 1 0 0 1
title=schematic
B 52700 52100 6900 600 15 12 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 46900 52100 5800 600 15 12 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 59100 52700 500 5600 15 12 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 46400 51400 13200 100 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 46400 69600 13300 100 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46150 55100 15 12 1 0 0 0 1
A
T 46150 58300 15 12 1 0 0 0 1
B
T 46150 62600 15 12 1 0 0 0 1
C
T 46150 66600 15 12 1 0 0 0 1
D
T 59650 66600 15 12 1 0 0 0 1
D
T 59650 62600 15 12 1 0 0 0 1
C
T 59650 58300 15 12 1 0 0 0 1
B
T 59650 54400 15 12 1 0 0 0 1
A
T 49500 69150 15 12 1 0 0 0 1
1
T 57000 69150 15 12 1 0 0 0 1
2
T 49400 51900 15 12 1 0 0 0 1
1
T 56900 51900 15 12 1 0 0 0 2
2

B 46000 51400 100 100 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 59400 58200 15 8 1 0 270 0 1
TITLE
T 53500 52200 5 10 0 1 0 0 1
first-pagenum=1
T 54200 52200 5 10 0 1 0 0 1
last-pagenum=1
T 57600 52500 5 10 0 1 0 0 1
rev=1
T 59200 57600 5 18 0 1 270 0 1
title2=schematic
]
{
T 53300 52500 5 10 1 1 0 0 1
file=a2d12ch-lp.sch
T 57400 52200 5 10 1 1 0 0 1
drawn-by=John Griessen
T 47100 52200 5 18 1 1 0 0 1
title=a2d12ch-lp layout zone
T 53500 52200 5 10 1 1 0 0 1
first-pagenum=1
T 54200 52200 5 10 1 1 0 0 1
last-pagenum=1
T 57600 52500 5 10 1 1 0 0 1
rev=11 Feb 2008
T 59200 57600 5 18 1 1 270 0 1
title2=a2d12ch-lp layout zone
}